OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 557

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
557 Round baud rate divisor instead of truncating, reduces error for low divisors. yannv 4754d 18h /openrisc/
556 or1ksim - added performance counters unit and test for it. julius 4755d 11h /openrisc/
555 A number of improvements to help matching of stages and handling of timeouts. jeremybennett 4755d 12h /openrisc/
554 Bug fix. jeremybennett 4756d 11h /openrisc/
553 Updated test scripts that are more robust in the face of unreliable telnet. Improved scripts for checking results and searching for Linux sessions on a network. jeremybennett 4756d 11h /openrisc/
552 or1ksim - cpu/ cleanup - remove dynamic execution model WIP, and dlx, or16 targets julius 4756d 19h /openrisc/
551 Fixed typo (disble->disable) in cache disable functions. yannv 4758d 16h /openrisc/
550 Turned off verbose output in script. Documented diagnostics in testing. jeremybennett 4758d 16h /openrisc/
549 Clarified meaning of DEJAGNU. jeremybennett 4758d 17h /openrisc/
548 New scripts for testing, documentation of testing, fixes to DejaGnu test scripts and updates to scripts. jeremybennett 4758d 17h /openrisc/
547 ORPSoC dbg_if fix for slow Wishbone slaves julius 4760d 19h /openrisc/
546 ORPSoC update: Fix WB B3 bursting termination on error in WB B3 RAM model julius 4761d 11h /openrisc/
545 ORPSoC - revert unecessary i2c fix - driver oneliner was all that was needed. julius 4767d 14h /openrisc/
544 ORPSoC ordb1a3pe1500 update - adding SD card controller. julius 4767d 21h /openrisc/
543 i2c_master_slave bug fix for slave, potentially holding SDA low when master wants to send stop. julius 4767d 21h /openrisc/
542 ORPSoC scripts cleanup. Now centralised.

Documentation updated for ml501's SPI programming, noting issues with ISE12.		 julius 4773d 10h /openrisc/
541 uC/OS-II port update - maintain cache settings in SR for new tasks. Thanks to contributor Stefan Kristiansson julius 4775d 16h /openrisc/
540 Ensure the re-entrancy structure is re-initialized on restart. jeremybennett 4776d 12h /openrisc/
539 newlib update - sync exception stack size define between crt0 and or1k-support library julius 4776d 18h /openrisc/
538 or1ksim updates. spr-def.h updates, Cygwin compile error fixes. julius 4783d 15h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.