OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 56

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
56 adding generic pll model to orpsoc julius 5327d 04h /openrisc/
55 Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk julius 5329d 18h /openrisc/
54 wb_conbus wishbone arbiter now in orpsocv2 instead of synthesized netlist julius 5340d 01h /openrisc/
53 Fixed incorrect commandline option for ORPSoC and main makefile setting julius 5358d 02h /openrisc/
52 ORPSoC update - ability to dump part or all of SRAM contents at the end of simulation julius 5358d 22h /openrisc/
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5373d 00h /openrisc/
50 Adding or32_funcs.S julius 5373d 04h /openrisc/
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5391d 18h /openrisc/
48 Adds an initialization to keep GCC happy in jp1_ll_read_jp1. jeremybennett 5391d 21h /openrisc/
47 debug proxy speed increase, block transfers possible with cpu aslong as dbg_interface has appropriate change, usb chip reinit function, changed some of the retry code in the usb transfer functions julius 5401d 04h /openrisc/
46 debug interfaces now support byte and non-aligned accesses from gdb julius 5407d 05h /openrisc/
45 Orpsoc eth test fix and script error message update julius 5414d 05h /openrisc/
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5443d 04h /openrisc/
43 Couple of fixes to ORPSoC, new linux patch version in toolchain script julius 5467d 01h /openrisc/
42 Fixed ORPSoCv2 VCD dumping and UART output in cycleaccurate model julius 5482d 22h /openrisc/
41 Update to or1k top julius 5486d 00h /openrisc/
40 Added GDB server to verilog simulation via VPI and make target to build and run this model julius 5487d 05h /openrisc/
39 Adding OR debug proxy a makefile tweak for uClibc and toolchain install script update julius 5491d 05h /openrisc/
38 Adding binutils, gcc, uClibc patched source and patches julius 5501d 05h /openrisc/
37 Update to the toolchain script - uses gcc-core package now instead of complete gcc julius 5501d 05h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.