OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 666

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
666 FreeRTOSV6.1.1
minimal set of standard demo task is working		 filepang 4726d 14h /openrisc/
665 FreeRTOSV6.1.1
fix context save/restore stack size bug
remove unnecessary line		 filepang 4726d 14h /openrisc/
664 FreeRTOSV6.1.1
modify processor abstraction layer.
now,all tasks are running in supervisor mode		 filepang 4726d 14h /openrisc/
663 Fix compatibility problems with GCC 4.6.1. Fix a bug with hardware floating point in GCC. jeremybennett 4730d 09h /openrisc/
662 minor corrections to clean simulation files paknick 4746d 11h /openrisc/
661 added makefile for icarus simulation paknick 4746d 11h /openrisc/
660 updated makefiles for simulation with altera ordb2a-ep4ce22 paknick 4746d 14h /openrisc/
659 Fixed longjmp hal implementation skrzyp 4748d 18h /openrisc/
658 example configuration uses RAM startup skrzyp 4766d 16h /openrisc/
657 test generation fixed skrzyp 4766d 17h /openrisc/
656 orpsoc: cfi_ctrl software driver fix to allow compilation when it's not used julius 4771d 08h /openrisc/
655 ORPSoC: add CFI flash controller to ml501, sw driver, tests, app, documentation julius 4771d 08h /openrisc/
654 added eCos-3.0 port skrzyp 4772d 13h /openrisc/
653 Make gdb link to or1ksim's libsim last, so wrapper works yannv 4779d 15h /openrisc/
652 Fix make compile.tcl for actel backend yannv 4779d 15h /openrisc/
651 ORPSoC: The ability to use a free/gimped version of Modelsim was restricted to
the reference build's scripts. This patch adds support for it to the
scripts for the board builds as well.

Signed-off-by: Julius Baxter <julius at opencores.org>
acked-by: Stefan Kristiansson <stefan.kristiansson at saunalahti.fi>		 julius 4784d 10h /openrisc/
650 ORPSoC: documentation update to fix explanation of Xilinx environment setup, add section for Atlys board, various cleanups julius 4785d 08h /openrisc/
649 porting some of standard demo tasks

fix serial port(UART) interrupt handler		 filepang 4801d 13h /openrisc/
648 docs: OR1K architecture now labeled as revision 0 in draft spec julius 4804d 09h /openrisc/
647 or1200: update documentation to go with recent rtl commits julius 4804d 09h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.