OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] - Rev 334

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
334 Record changes to the documentation and option handling. jeremybennett 5140d 18h /openrisc/
333 Fix the default option (to use -mhard-mul). Update the documentation for
OpenRISC.		 jeremybennett 5140d 19h /openrisc/
332 Provide support for nested functions. Tidy up board specification.

* config/or32/or32-protos.c <or32_trampoline_code_size>: Added.
* config/or32/or32.c <OR32_MOVHI, OR32_ORI, OR32_LWZ, OR32_JR>:
New macros added.
(or32_emit_mode, or32_emit_binary, or32_force_binary)
(or32_trampoline_code_size, or32_trampoline_init): Created.
(or32_output_bf): Tabbing fixed.
<TARGET_TRAMPOLINE_INIT>: Definition added.
* config/or32/or32.h <STATIC_CHAIN_REGNUM>: Uses R11.
<TRAMPOLINE_SIZE>: redefined.
<TRAMPOLINE_ENVIRONMENT>: Added definition.		 jeremybennett 5141d 18h /openrisc/
331 Updated for GDB 7.2 and GCC 4.5.1 (which needs target-libgcc). jeremybennett 5142d 02h /openrisc/
330 Baseline port of GDB 7.2 for OpenRISC 1000 jeremybennett 5142d 13h /openrisc/
329 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5142d 14h /openrisc/
328 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5142d 14h /openrisc/
327 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5142d 14h /openrisc/
326 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5142d 14h /openrisc/
325 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5142d 14h /openrisc/
324 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5142d 14h /openrisc/
323 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5142d 14h /openrisc/
322 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5142d 14h /openrisc/
321 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5142d 14h /openrisc/
320 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5142d 14h /openrisc/
319 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5142d 14h /openrisc/
318 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5142d 14h /openrisc/
317 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5142d 14h /openrisc/
316 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5142d 14h /openrisc/
315 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5142d 14h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.