OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] - Rev 446

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
446 gdb-7.2 gdbserver updates. julius 4997d 23h /openrisc/
445 gdbserver update to use kernel port ptrace register definitions. julius 4998d 20h /openrisc/
444 Changes to ABI handling of varargs. jeremybennett 4999d 05h /openrisc/
443 Work in progress on more efficient Ethernet. jeremybennett 4999d 09h /openrisc/
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4999d 23h /openrisc/
441 Changes for gdbserver. jeremybennett 5000d 06h /openrisc/
440 Updated documentation to describe new Ethernet usage. jeremybennett 5001d 00h /openrisc/
439 ORPSoC update

Ethernet MAC synthesis issues with Actel Synplify D-2009.12A
Ethernet MAC FIFO synthesis issues with Xilinx XST

Multiply/divide tests for to run on target.

Added third interface to ram_wb module, changed reference design RAM to ram_wb
wrapper. Updated verilog and system C monitor modules accordingly.

Added ability to use ram_wb as internal memory on ML501 design.

Fixed ethernet MAC tests for ML501.		 julius 5003d 05h /openrisc/
438 Fix to newlib header and library locations. jeremybennett 5006d 05h /openrisc/
437 Or1ksim - ethernet peripheral update, working much better. julius 5008d 19h /openrisc/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 5009d 19h /openrisc/
435 ORPSoC updates
OR1200 multiply/MAC/division unit update with serial multiply and
divide options. Full divide not synthesizable yet.
New software tests of multiply and divide functionality.		 julius 5009d 20h /openrisc/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 5013d 01h /openrisc/
433 New single program interrupt test programs. jeremybennett 5014d 04h /openrisc/
432 Updates to handle interrupts correctly. jeremybennett 5014d 05h /openrisc/
431 Updated and move OR1200 supplementary manual.

or_debug_proxy GDB RSP interface fix.

ORPSoC S/W and makefile updates.		 julius 5016d 03h /openrisc/
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 5017d 01h /openrisc/
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.		 julius 5017d 05h /openrisc/
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 5020d 00h /openrisc/
427 Fixes for C++ to correspond to fixes in uClibc. jeremybennett 5021d 09h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.