OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] - Rev 565

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
565 Fixes to gdbserver, updated tests for newlib. jeremybennett 4776d 06h /openrisc/
564 Update docs for new modules sub directory olof 4777d 03h /openrisc/
563 Search for external cores in <board>/modules path olof 4777d 03h /openrisc/
562 ORPSoC - board modelsim makefile tab/space fixup julius 4784d 12h /openrisc/
561 or1ksim - timer module, spr-defs.h re-bugfix julius 4784d 12h /openrisc/
560 ORPSoC update - update make scripts, XILINX_PATH setup changes.

Note - may require a change to XILINX_PATH on user systems.		 julius 4785d 02h /openrisc/
559 or1ksim - spr-def.sh fix for timer julius 4785d 23h /openrisc/
558 ORPSoC makefile script fragments update. julius 4787d 15h /openrisc/
557 Round baud rate divisor instead of truncating, reduces error for low divisors. yannv 4789d 13h /openrisc/
556 or1ksim - added performance counters unit and test for it. julius 4790d 05h /openrisc/
555 A number of improvements to help matching of stages and handling of timeouts. jeremybennett 4790d 07h /openrisc/
554 Bug fix. jeremybennett 4791d 05h /openrisc/
553 Updated test scripts that are more robust in the face of unreliable telnet. Improved scripts for checking results and searching for Linux sessions on a network. jeremybennett 4791d 06h /openrisc/
552 or1ksim - cpu/ cleanup - remove dynamic execution model WIP, and dlx, or16 targets julius 4791d 14h /openrisc/
551 Fixed typo (disble->disable) in cache disable functions. yannv 4793d 11h /openrisc/
550 Turned off verbose output in script. Documented diagnostics in testing. jeremybennett 4793d 11h /openrisc/
549 Clarified meaning of DEJAGNU. jeremybennett 4793d 11h /openrisc/
548 New scripts for testing, documentation of testing, fixes to DejaGnu test scripts and updates to scripts. jeremybennett 4793d 12h /openrisc/
547 ORPSoC dbg_if fix for slow Wishbone slaves julius 4795d 13h /openrisc/
546 ORPSoC update: Fix WB B3 bursting termination on error in WB B3 RAM model julius 4796d 06h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.