OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] - Rev 191

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
191 Updated to clarify use of r9 in the l.jalr delay slot. jeremybennett 5118d 14h /openrisc/
190 Allow the Or1ksim installation directory to be set by option. jeremybennett 5118d 19h /openrisc/
189 Fuller explanation of the build script given. jeremybennett 5118d 20h /openrisc/
188 More rigorous testing of options. jeremybennett 5118d 20h /openrisc/
187 Or1200 sprs FPU update julius 5120d 13h /openrisc/
186 OR1200 RTL FPU fix - RF writeback signal working properly again julius 5120d 16h /openrisc/
185 Adding single precision FPU to or1200, initial checkin, not fully tested yet julius 5120d 17h /openrisc/
184 Fix the UART version of newlib. jeremybennett 5121d 21h /openrisc/
183 Fix to setjmp, so it works. Some commenting tidy ups elsewhere. jeremybennett 5122d 13h /openrisc/
182 Removed redundant code. jeremybennett 5122d 13h /openrisc/
181 Updated, so only GCC tries to use parallel build. Redundant target for libgcc removed. jeremybennett 5122d 16h /openrisc/
180 Rewritten to use namespace clean BSP in libgloss. Two versions of the library, one with, one without using the UART. jeremybennett 5122d 16h /openrisc/
179 Code is now loaded from address 0, with section .vectors loaded before any other section. This provides a convenient mechanism for setting up the OR1K exception vectors. jeremybennett 5122d 16h /openrisc/
178 Fixes a bug in prologue recognition without frame pointer. jeremybennett 5122d 16h /openrisc/
177 Specified CPU type for or32, corrected templates for or32-*-elf*. Corrected specs in or32.h, added init and fini. Added support for newlib, including -mor32-newlib and -mor32-newlib-uart options. jeremybennett 5122d 16h /openrisc/
176 Removing empty and redundant directory. jeremybennett 5127d 17h /openrisc/
175 Moved orpmon into bootloaders julius 5127d 18h /openrisc/
174 Consolidating all RTOS ports in one directory. jeremybennett 5127d 18h /openrisc/
173 Consolidating all RTOS ports in one directory. jeremybennett 5127d 18h /openrisc/
172 Information about this directory. jeremybennett 5127d 18h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.