OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] - Rev 195

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
195 Adding linux and uClibc paths back for patches, updated gnu-src build script making newlib an option (off by deafult) julius 5111d 07h /openrisc/
194 Tidied up code setjmp and longjmp into their own files, and adjusted Makefile accordingly. Simplified cache setup in startup code. Replaced calls via register with calls using immediate address. jeremybennett 5112d 01h /openrisc/
193 Record changes to initfini.c jeremybennett 5112d 01h /openrisc/
192 Updated to fix problems with initfini assembler fragments. jeremybennett 5112d 01h /openrisc/
191 Updated to clarify use of r9 in the l.jalr delay slot. jeremybennett 5112d 01h /openrisc/
190 Allow the Or1ksim installation directory to be set by option. jeremybennett 5112d 07h /openrisc/
189 Fuller explanation of the build script given. jeremybennett 5112d 07h /openrisc/
188 More rigorous testing of options. jeremybennett 5112d 08h /openrisc/
187 Or1200 sprs FPU update julius 5114d 01h /openrisc/
186 OR1200 RTL FPU fix - RF writeback signal working properly again julius 5114d 04h /openrisc/
185 Adding single precision FPU to or1200, initial checkin, not fully tested yet julius 5114d 05h /openrisc/
184 Fix the UART version of newlib. jeremybennett 5115d 09h /openrisc/
183 Fix to setjmp, so it works. Some commenting tidy ups elsewhere. jeremybennett 5116d 01h /openrisc/
182 Removed redundant code. jeremybennett 5116d 01h /openrisc/
181 Updated, so only GCC tries to use parallel build. Redundant target for libgcc removed. jeremybennett 5116d 03h /openrisc/
180 Rewritten to use namespace clean BSP in libgloss. Two versions of the library, one with, one without using the UART. jeremybennett 5116d 03h /openrisc/
179 Code is now loaded from address 0, with section .vectors loaded before any other section. This provides a convenient mechanism for setting up the OR1K exception vectors. jeremybennett 5116d 04h /openrisc/
178 Fixes a bug in prologue recognition without frame pointer. jeremybennett 5116d 04h /openrisc/
177 Specified CPU type for or32, corrected templates for or32-*-elf*. Corrected specs in or32.h, added init and fini. Added support for newlib, including -mor32-newlib and -mor32-newlib-uart options. jeremybennett 5116d 04h /openrisc/
176 Removing empty and redundant directory. jeremybennett 5121d 05h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.