OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] - Rev 62

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
62 This material is part of the separate website downloads directory. jeremybennett 5332d 00h /openrisc/
61 The build directory should not be part of the SVN configuration. jeremybennett 5332d 01h /openrisc/
60 Mark Jarvin's patches to support Mac OS X (Snow Leopard). jeremybennett 5338d 18h /openrisc/
59 Toolchain install script gcc patch change and gdb configure change julius 5359d 18h /openrisc/
58 ORPSoC2 update - added fpu and implemented in processor, also some sw tests for it, makefile for event sims cleaned up julius 5362d 17h /openrisc/
57 ORPSoC execution logs created by event sim and cycle accurate should now be equivalent. Changed some of the rule names in orpsoc main makefile to make all rules use hyphens instead of underscores between words julius 5367d 21h /openrisc/
56 adding generic pll model to orpsoc julius 5375d 23h /openrisc/
55 Added modelsim support to makefile. Moved buffer libraries to sensible place. Removed a lot of junk julius 5378d 13h /openrisc/
54 wb_conbus wishbone arbiter now in orpsocv2 instead of synthesized netlist julius 5388d 20h /openrisc/
53 Fixed incorrect commandline option for ORPSoC and main makefile setting julius 5406d 21h /openrisc/
52 ORPSoC update - ability to dump part or all of SRAM contents at the end of simulation julius 5407d 17h /openrisc/
51 ORPSoCv2 updates: cycle accurate profiling, ELF loading julius 5421d 19h /openrisc/
50 Adding or32_funcs.S julius 5421d 23h /openrisc/
49 Lots of ORPSoC Updates. Cycle accurate model update. Enabled block read from CPU via debug interface. SMII interface same as devboard but may be broken in sim now. Makefile update julius 5440d 13h /openrisc/
48 Adds an initialization to keep GCC happy in jp1_ll_read_jp1. jeremybennett 5440d 16h /openrisc/
47 debug proxy speed increase, block transfers possible with cpu aslong as dbg_interface has appropriate change, usb chip reinit function, changed some of the retry code in the usb transfer functions julius 5450d 00h /openrisc/
46 debug interfaces now support byte and non-aligned accesses from gdb julius 5456d 00h /openrisc/
45 Orpsoc eth test fix and script error message update julius 5463d 00h /openrisc/
44 New SystemC model monitoring functions, ethernet PHY model and test sw, smii decoder for ethernet PHY, various makefile upgrades julius 5492d 00h /openrisc/
43 Couple of fixes to ORPSoC, new linux patch version in toolchain script julius 5515d 21h /openrisc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.