OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.4.0rc1/] [cache/] - Rev 98

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5171d 11h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/cache/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5185d 17h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/cache/
96 Various changes which had not been picked up in earlier commits. jeremybennett 5186d 18h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/cache/
91 Tidy up of some obsolete configuration code. jeremybennett 5199d 08h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/cache/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5199d 09h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/cache/
83 Fix to use -1 to invalidate cache tags. Suggested by John Alfredo. jeremybennett 5200d 07h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/cache/
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.
jeremybennett 5200d 08h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/cache/
80 Add missing configuration files to SVN. jeremybennett 5200d 12h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/cache/
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5530d 17h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/cache/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.