OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.4.0rc1/] [testsuite/] [libsim.tests/] - Rev 105

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
105 Tagging the 0.4.0rc1 candidate release of Or1ksim jeremybennett 5135d 12h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/testsuite/libsim.tests/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5144d 06h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/testsuite/libsim.tests/
99 Bug in test evaluation for library fixed. jeremybennett 5149d 06h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/testsuite/libsim.tests/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5150d 07h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/testsuite/libsim.tests/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5164d 13h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/testsuite/libsim.tests/
95 Some tidy ups to the DejaGNU testing.

All Mark Jarvin's fixes for Mac OS X.		 jeremybennett 5167d 07h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/testsuite/libsim.tests/
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5171d 05h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/testsuite/libsim.tests/
91 Tidy up of some obsolete configuration code. jeremybennett 5178d 04h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/testsuite/libsim.tests/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5178d 05h /openrisc/tags/or1ksim/or1ksim-0.4.0rc1/testsuite/libsim.tests/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.