OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.4.0rc2/] [cpu/] [dlx/] - Rev 121

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5125d 17h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/dlx/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5126d 14h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/dlx/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5145d 18h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/dlx/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5151d 20h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/dlx/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5166d 02h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/dlx/
96 Various changes which had not been picked up in earlier commits. jeremybennett 5167d 03h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/dlx/
91 Tidy up of some obsolete configuration code. jeremybennett 5179d 16h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/dlx/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5179d 17h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/dlx/
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.		 jeremybennett 5180d 16h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/dlx/
80 Add missing configuration files to SVN. jeremybennett 5180d 20h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/dlx/
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5511d 02h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/dlx/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.