OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.4.0rc2/] [cpu/] [or32/] - Rev 128

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
128 Tagging the 0.4.0rc2 candidate release of Or1ksim jeremybennett 5117d 04h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/or32/
127 New config option to allow l.xori with unsigned operand. jeremybennett 5117d 05h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/or32/
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5118d 00h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/or32/
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5118d 04h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/or32/
122 Added l.ror and l.rori with associated tests. jeremybennett 5119d 00h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/or32/
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5119d 01h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/or32/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5119d 22h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/or32/
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5122d 01h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/or32/
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5123d 01h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/or32/
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5123d 02h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/or32/
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5124d 01h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/or32/
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5127d 01h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/or32/
104 Candidate release 0.4.0rc4 jeremybennett 5130d 09h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/or32/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5139d 03h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/or32/
100 Single precision FPU stuff for or1ksim julius 5139d 05h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/or32/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5145d 04h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/or32/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5159d 10h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/or32/
96 Various changes which had not been picked up in earlier commits. jeremybennett 5160d 11h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/or32/
91 Tidy up of some obsolete configuration code. jeremybennett 5173d 01h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/or32/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5173d 02h /openrisc/tags/or1ksim/or1ksim-0.4.0rc2/cpu/or32/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.