OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc1/] [cpu/] [or32/] - Rev 121

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5132d 11h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/cpu/or32/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5133d 08h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/cpu/or32/
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5135d 11h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/cpu/or32/
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5136d 11h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/cpu/or32/
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5136d 12h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/cpu/or32/
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5137d 11h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/cpu/or32/
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5140d 11h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/cpu/or32/
104 Candidate release 0.4.0rc4 jeremybennett 5143d 19h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/cpu/or32/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5152d 13h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/cpu/or32/
100 Single precision FPU stuff for or1ksim julius 5152d 15h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/cpu/or32/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5158d 14h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/cpu/or32/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5172d 20h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/cpu/or32/
96 Various changes which had not been picked up in earlier commits. jeremybennett 5173d 21h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/cpu/or32/
91 Tidy up of some obsolete configuration code. jeremybennett 5186d 10h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/cpu/or32/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5186d 12h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/cpu/or32/
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.		 jeremybennett 5187d 11h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/cpu/or32/
80 Add missing configuration files to SVN. jeremybennett 5187d 14h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/cpu/or32/
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5517d 20h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/cpu/or32/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.