OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc1/] [doc/] - Rev 202

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
202 Adding executed log in binary format capability to or1ksim julius 5127d 07h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/doc/
143 Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195). jeremybennett 5144d 08h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/doc/
134 Updates for stable release 0.4.0 jeremybennett 5152d 12h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/doc/
127 New config option to allow l.xori with unsigned operand. jeremybennett 5158d 08h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/doc/
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5159d 04h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/doc/
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5159d 08h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/doc/
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5160d 05h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/doc/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5161d 01h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/doc/
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5163d 04h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/doc/
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5165d 04h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/doc/
110 or1ksim make check should work without a libc in the or32-elf tools julius 5166d 06h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/doc/
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5168d 05h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/doc/
104 Candidate release 0.4.0rc4 jeremybennett 5171d 12h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/doc/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5180d 06h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/doc/
100 Single precision FPU stuff for or1ksim julius 5180d 08h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/doc/
99 Bug in test evaluation for library fixed. jeremybennett 5185d 06h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/doc/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5186d 07h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/doc/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5200d 13h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/doc/
96 Various changes which had not been picked up in earlier commits. jeremybennett 5201d 15h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/doc/
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5207d 05h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/doc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.