OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc1/] [testsuite/] [test-code-or1k/] - Rev 116

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5141d 05h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/testsuite/test-code-or1k/
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5142d 05h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/testsuite/test-code-or1k/
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5142d 06h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/testsuite/test-code-or1k/
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5143d 05h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/testsuite/test-code-or1k/
110 or1ksim make check should work without a libc in the or32-elf tools julius 5144d 07h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/testsuite/test-code-or1k/
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5146d 06h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/testsuite/test-code-or1k/
106 Removing old tests, pending addition of new ones. jeremybennett 5146d 06h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/testsuite/test-code-or1k/
104 Candidate release 0.4.0rc4 jeremybennett 5149d 13h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/testsuite/test-code-or1k/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5158d 07h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/testsuite/test-code-or1k/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5164d 08h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/testsuite/test-code-or1k/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5178d 14h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/testsuite/test-code-or1k/
95 Some tidy ups to the DejaGNU testing.

All Mark Jarvin's fixes for Mac OS X.		 jeremybennett 5181d 08h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/testsuite/test-code-or1k/
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5185d 06h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/testsuite/test-code-or1k/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5192d 06h /openrisc/tags/or1ksim/or1ksim-0.5.0rc1/testsuite/test-code-or1k/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.