OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc2/] [peripheral/] - Rev 224

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
224 Add new library functions and modify existing ones. Change the parameter type enumarations to upper case. New (simplified and corrected) config file parsing. No include files or default sim.cfg. jeremybennett 5141d 09h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/peripheral/
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5187d 01h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/peripheral/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5187d 22h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/peripheral/
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5192d 01h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/peripheral/
110 or1ksim make check should work without a libc in the or32-elf tools julius 5193d 02h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/peripheral/
104 Candidate release 0.4.0rc4 jeremybennett 5198d 09h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/peripheral/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5207d 03h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/peripheral/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5213d 04h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/peripheral/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5227d 10h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/peripheral/
96 Various changes which had not been picked up in earlier commits. jeremybennett 5228d 12h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/peripheral/
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5234d 02h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/peripheral/
91 Tidy up of some obsolete configuration code. jeremybennett 5241d 01h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/peripheral/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5241d 02h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/peripheral/
87 Typo fixed. jeremybennett 5241d 09h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/peripheral/
86 Bug 1723 fixed (PS2 keyboard error message clarification). jeremybennett 5241d 09h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/peripheral/
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.		 jeremybennett 5242d 01h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/peripheral/
80 Add missing configuration files to SVN. jeremybennett 5242d 05h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/peripheral/
60 Mark Jarvin's patches to support Mac OS X (Snow Leopard). jeremybennett 5360d 03h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/peripheral/
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5572d 10h /openrisc/tags/or1ksim/or1ksim-0.5.0rc2/peripheral/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.