OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc3/] - Rev 472

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
472 Various changes which improve the quality of the tracing. jeremybennett 4930d 22h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
461 Updated to be much stricter about usage. jeremybennett 4938d 19h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4938d 20h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
458 or1ksim testsuite updates julius 4940d 00h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4948d 15h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
451 More tidying up. jeremybennett 4959d 11h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4959d 15h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
443 Work in progress on more efficient Ethernet. jeremybennett 4964d 19h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4965d 09h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
440 Updated documentation to describe new Ethernet usage. jeremybennett 4966d 11h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
437 Or1ksim - ethernet peripheral update, working much better. julius 4974d 05h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4975d 05h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4978d 12h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
433 New single program interrupt test programs. jeremybennett 4979d 14h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
432 Updates to handle interrupts correctly. jeremybennett 4979d 15h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 4982d 11h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.		 julius 4982d 15h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4985d 11h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
420 New feature to trace instructions (option --trace). Manual updated to match. jeremybennett 4993d 16h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 4993d 18h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.