OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc3/] [cpu/] - Rev 118

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5144d 16h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5146d 19h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5147d 19h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5147d 20h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5148d 19h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5151d 19h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/
104 Candidate release 0.4.0rc4 jeremybennett 5155d 03h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5163d 21h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/
100 Single precision FPU stuff for or1ksim julius 5163d 23h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5169d 22h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5184d 04h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/
96 Various changes which had not been picked up in earlier commits. jeremybennett 5185d 05h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/
91 Tidy up of some obsolete configuration code. jeremybennett 5197d 18h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5197d 19h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.		 jeremybennett 5198d 19h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/
80 Add missing configuration files to SVN. jeremybennett 5198d 22h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5529d 04h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.