OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc3/] [cpu/] [or1k/] - Rev 226

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
226 Orksim floating point support additions, spr-defs.h updates, newlib cache init routines updated julius 5097d 13h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or1k/
224 Add new library functions and modify existing ones. Change the parameter type enumarations to upper case. New (simplified and corrected) config file parsing. No include files or default sim.cfg. jeremybennett 5097d 20h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or1k/
220 Updated library interface to take a full command line (this will break all old code). Added -q/--quiet and --report-memory-errors flags to command line. Fixed all tests to match this. jeremybennett 5104d 11h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or1k/
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5143d 13h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or1k/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5144d 10h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or1k/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5163d 14h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or1k/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5169d 16h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or1k/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5183d 22h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or1k/
96 Various changes which had not been picked up in earlier commits. jeremybennett 5184d 23h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or1k/
91 Tidy up of some obsolete configuration code. jeremybennett 5197d 12h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or1k/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5197d 13h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or1k/
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.		 jeremybennett 5198d 12h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or1k/
80 Add missing configuration files to SVN. jeremybennett 5198d 16h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or1k/
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5528d 22h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or1k/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.