OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc3/] [doc/] - Rev 783

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
509 Tagging the 0.5.0rc3 release of Or1ksim jeremybennett 4807d 16h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/doc/
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4808d 15h /openrisc/trunk/or1ksim/doc/
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 4850d 08h /openrisc/trunk/or1ksim/doc/
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4873d 17h /openrisc/trunk/or1ksim/doc/
472 Various changes which improve the quality of the tracing. jeremybennett 4892d 17h /openrisc/trunk/or1ksim/doc/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4900d 16h /openrisc/trunk/or1ksim/doc/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4910d 10h /openrisc/trunk/or1ksim/doc/
451 More tidying up. jeremybennett 4921d 06h /openrisc/trunk/or1ksim/doc/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4921d 10h /openrisc/trunk/or1ksim/doc/
443 Work in progress on more efficient Ethernet. jeremybennett 4926d 15h /openrisc/trunk/or1ksim/doc/
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4927d 05h /openrisc/trunk/or1ksim/doc/
440 Updated documentation to describe new Ethernet usage. jeremybennett 4928d 06h /openrisc/trunk/or1ksim/doc/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4937d 01h /openrisc/trunk/or1ksim/doc/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4940d 07h /openrisc/trunk/or1ksim/doc/
432 Updates to handle interrupts correctly. jeremybennett 4941d 10h /openrisc/trunk/or1ksim/doc/
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 4944d 07h /openrisc/trunk/or1ksim/doc/
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.		 julius 4944d 10h /openrisc/trunk/or1ksim/doc/
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4947d 06h /openrisc/trunk/or1ksim/doc/
420 New feature to trace instructions (option --trace). Manual updated to match. jeremybennett 4955d 11h /openrisc/trunk/or1ksim/doc/
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 4955d 14h /openrisc/trunk/or1ksim/doc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.