OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.1rc1/] - Rev 460

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4938d 22h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
458 or1ksim testsuite updates julius 4940d 03h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4948d 17h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
451 More tidying up. jeremybennett 4959d 13h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4959d 17h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
443 Work in progress on more efficient Ethernet. jeremybennett 4964d 21h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4965d 11h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
440 Updated documentation to describe new Ethernet usage. jeremybennett 4966d 13h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
437 Or1ksim - ethernet peripheral update, working much better. julius 4974d 07h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4975d 08h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4978d 14h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
433 New single program interrupt test programs. jeremybennett 4979d 16h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
432 Updates to handle interrupts correctly. jeremybennett 4979d 17h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 4982d 14h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.		 julius 4982d 17h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4985d 13h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
420 New feature to trace instructions (option --trace). Manual updated to match. jeremybennett 4993d 18h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 4993d 21h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
387 Fixed testing, to always use our DEJAGNU config. jeremybennett 5033d 17h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
386 Updated for release 0.5.0rc2 jeremybennett 5033d 18h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.