OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.1rc1/] - Rev 472

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
472 Various changes which improve the quality of the tracing. jeremybennett 4994d 06h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
461 Updated to be much stricter about usage. jeremybennett 5002d 03h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 5002d 04h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
458 or1ksim testsuite updates julius 5003d 09h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 5011d 23h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
451 More tidying up. jeremybennett 5022d 19h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 5022d 23h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
443 Work in progress on more efficient Ethernet. jeremybennett 5028d 03h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 5028d 17h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
440 Updated documentation to describe new Ethernet usage. jeremybennett 5029d 19h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
437 Or1ksim - ethernet peripheral update, working much better. julius 5037d 13h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 5038d 14h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 5041d 20h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
433 New single program interrupt test programs. jeremybennett 5042d 22h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
432 Updates to handle interrupts correctly. jeremybennett 5042d 23h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 5045d 20h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.		 julius 5045d 23h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 5048d 19h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
420 New feature to trace instructions (option --trace). Manual updated to match. jeremybennett 5057d 00h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 5057d 03h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.