URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.1rc1/] [testsuite/] [test-code/] [lib-jtag/] - Rev 118

Rev	Log message	Author	Age	Path
118	New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library.	jeremybennett	5173d 11h	/openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code/lib-jtag/
104	Candidate release 0.4.0rc4	jeremybennett	5183d 22h	/openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code/lib-jtag/
101	ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c	jeremybennett	5192d 16h	/openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code/lib-jtag/
98	Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller.	jeremybennett	5198d 17h	/openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code/lib-jtag/
97	Updates to test the new JTAG library interface (not yet complete).	jeremybennett	5212d 23h	/openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code/lib-jtag/