OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.1rc1/] [testsuite/] [test-code-or1k/] [mem-test/] - Rev 235

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
235 Removed support for old OpenRISC JTAG Remote Protocol. jeremybennett 5095d 11h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/mem-test/
234 Minor tidy ups. DOS end of line chars fixed. jeremybennett 5096d 12h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/mem-test/
233 New softfloat FPU and testfloat sw for or1ksim julius 5096d 23h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/mem-test/
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5146d 05h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/mem-test/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5147d 02h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/mem-test/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5166d 06h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/mem-test/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5172d 07h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/mem-test/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5186d 14h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/mem-test/
95 Some tidy ups to the DejaGNU testing.

All Mark Jarvin's fixes for Mac OS X.		 jeremybennett 5189d 07h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/mem-test/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5200d 05h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/mem-test/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.