OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.1rc1/] [testsuite/] [test-code-or1k/] [support/] - Rev 233

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
233 New softfloat FPU and testfloat sw for or1ksim julius 5096d 23h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/support/
230 Changed library interface. Fixed namespace problems with instruction lookup in library.

* configure: Regenerated.
* configure.ac: Version changed to current date.
* cpu/or1k/opcode/or32.h <or1ksim_build_automata>: Renamed from
build_automata.
<l_none, num_opcodes, insn_index>: Deleted.
<or1ksim_op_start>: Renamed from op_start.
<or1ksim_automata>: Renamed from automata.
<or1ksim_ti>: Renamed from ti.
<or1ksim_or32_opcodes>: Renamed from or32_opcodes.
<or1ksim_disassembled>: Renamed from disassembled.
<or1ksim_insn_len>: Renamed from insn_len.
<or1ksim_insn_name>: Renamed from insn_name.
<or1ksim_destruct_automata>: Renamed from destruct_automata.
<or1ksim_insn_decode>: Renamed from insn_decode.
<or1ksim_disassemble_insn>: Renamed from disassemble_insn.
<or1ksim_disassemble_index>: Renamed from disassemble_index.
<or1ksim_extend_imm>: Renamed from extend_imm.
<or1ksim_or32_extract>: Renamed from or32_extract
* cpu/or32/or32.c, cpu/or32/execute.c, cpu/or32/generate.c,
* cpu/common/stats.c, cpu/common/abstract.c, cpu/common/parse.c,
* cpu/or1k/opcode/or32.h, cuc/load.c, cuc/cuc.c,
* support/dumpverilog.c, toplevel-support.c: Renaming
corresponding to changes in cpu/or1k/opcode/or32.h.
* cpu/or32/execute-fp.h: Deleted
* cpu/or32/generate.c <include_strings>: Remove reference to
execute-fp.h
* cpu/or32/execute.c <host_fp_rm>: Declared static.
(fp_set_flags_restore_host_rm, fp_set_or1k_rm): Declared static,
forward declaration removed.
* or1ksim.h (or1ksim_read_mem, or1ksim_write_mem): addr arg
changed to unsigned long int.
(or1ksim_read_spr): sprval_ptr arg changed to unsigned long int *.
(or1ksim_write_spr): sprval arg changed to unsigned long int.
(or1ksim_read_reg): regval_ptr arg changed to unsigned long int *.
(or1ksim_write_reg): regval arg changed to unsigned long int.
* libtoplevel.c (or1ksim_read_mem, or1ksim_write_mem): addr arg
changed to unsigned long int.
(or1ksim_read_spr): sprval_ptr arg changed to unsigned long int *.
(or1ksim_write_spr): sprval arg changed to unsigned long int.
(or1ksim_read_reg): regval_ptr arg changed to unsigned long int *.
(or1ksim_write_reg): regval arg changed to unsigned long int.		 jeremybennett 5098d 04h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/support/
226 Orksim floating point support additions, spr-defs.h updates, newlib cache init routines updated julius 5100d 04h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/support/
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5146d 04h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/support/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5147d 01h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/support/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5166d 06h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/support/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5172d 07h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/support/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5186d 13h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/support/
95 Some tidy ups to the DejaGNU testing.

All Mark Jarvin's fixes for Mac OS X.		 jeremybennett 5189d 06h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/support/
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5193d 05h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/support/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5200d 05h /openrisc/tags/or1ksim/or1ksim-0.5.1rc1/testsuite/test-code-or1k/support/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.