OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] - Rev 455

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
455 Updated to support threads. Does require thread debugging enabled in uClibc. jeremybennett 4924d 00h /openrisc/trunk/
454 Updated to incorporate pthreads for Linux tool chain. jeremybennett 4926d 02h /openrisc/trunk/
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 4926d 13h /openrisc/trunk/
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 4926d 21h /openrisc/trunk/
451 More tidying up. jeremybennett 4930d 17h /openrisc/trunk/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4930d 21h /openrisc/trunk/
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.		 julius 4932d 18h /openrisc/trunk/
448 Changed or32 to openrisc as Linux architecture name. jeremybennett 4933d 04h /openrisc/trunk/
447 Updates to register order. jeremybennett 4933d 21h /openrisc/trunk/
446 gdb-7.2 gdbserver updates. julius 4934d 16h /openrisc/trunk/
445 gdbserver update to use kernel port ptrace register definitions. julius 4935d 13h /openrisc/trunk/
444 Changes to ABI handling of varargs. jeremybennett 4935d 22h /openrisc/trunk/
443 Work in progress on more efficient Ethernet. jeremybennett 4936d 01h /openrisc/trunk/
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4936d 16h /openrisc/trunk/
441 Changes for gdbserver. jeremybennett 4936d 22h /openrisc/trunk/
440 Updated documentation to describe new Ethernet usage. jeremybennett 4937d 17h /openrisc/trunk/
439 ORPSoC update

Ethernet MAC synthesis issues with Actel Synplify D-2009.12A
Ethernet MAC FIFO synthesis issues with Xilinx XST

Multiply/divide tests for to run on target.

Added third interface to ram_wb module, changed reference design RAM to ram_wb
wrapper. Updated verilog and system C monitor modules accordingly.

Added ability to use ram_wb as internal memory on ML501 design.

Fixed ethernet MAC tests for ML501.		 julius 4939d 21h /openrisc/trunk/
438 Fix to newlib header and library locations. jeremybennett 4942d 22h /openrisc/trunk/
437 Or1ksim - ethernet peripheral update, working much better. julius 4945d 12h /openrisc/trunk/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4946d 12h /openrisc/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.