OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] - Rev 570

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
570 Fix white space in ethmac headers olof 4710d 00h /openrisc/trunk/
569 Added AM_SILENT_RULES for nicer builds olof 4720d 03h /openrisc/trunk/
568 OPRSoC - adding Xilinx Xtreme DSP Spartan-3A 1800A board port and documentation julius 4726d 08h /openrisc/trunk/
567 ORPSoC ethmac test and diagnosis software program updates. julius 4726d 11h /openrisc/trunk/
566 or1ksim/eth: Fix ethernet file I/O on 64-bit machines stekern 4735d 23h /openrisc/trunk/
565 Fixes to gdbserver, updated tests for newlib. jeremybennett 4738d 00h /openrisc/trunk/
564 Update docs for new modules sub directory olof 4738d 20h /openrisc/trunk/
563 Search for external cores in <board>/modules path olof 4738d 21h /openrisc/trunk/
562 ORPSoC - board modelsim makefile tab/space fixup julius 4746d 05h /openrisc/trunk/
561 or1ksim - timer module, spr-defs.h re-bugfix julius 4746d 05h /openrisc/trunk/
560 ORPSoC update - update make scripts, XILINX_PATH setup changes.

Note - may require a change to XILINX_PATH on user systems.		 julius 4746d 20h /openrisc/trunk/
559 or1ksim - spr-def.sh fix for timer julius 4747d 17h /openrisc/trunk/
558 ORPSoC makefile script fragments update. julius 4749d 09h /openrisc/trunk/
557 Round baud rate divisor instead of truncating, reduces error for low divisors. yannv 4751d 06h /openrisc/trunk/
556 or1ksim - added performance counters unit and test for it. julius 4751d 23h /openrisc/trunk/
555 A number of improvements to help matching of stages and handling of timeouts. jeremybennett 4752d 00h /openrisc/trunk/
554 Bug fix. jeremybennett 4752d 23h /openrisc/trunk/
553 Updated test scripts that are more robust in the face of unreliable telnet. Improved scripts for checking results and searching for Linux sessions on a network. jeremybennett 4752d 23h /openrisc/trunk/
552 or1ksim - cpu/ cleanup - remove dynamic execution model WIP, and dlx, or16 targets julius 4753d 07h /openrisc/trunk/
551 Fixed typo (disble->disable) in cache disable functions. yannv 4755d 04h /openrisc/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.