OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] - Rev 574

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
574 Initial port of FreeRTOS by filepang (Kim Sung Su). jeremybennett 4714d 01h /openrisc/trunk/
573 Initial port of FreeRTOS by filepang (Kim Sung Su). jeremybennett 4714d 01h /openrisc/trunk/
572 Initial port of FreeRTOS by filepang (Kim Sung Su). jeremybennett 4714d 01h /openrisc/trunk/
571 Top level diretory for FreeRTOS 6.1.1 port. jeremybennett 4714d 02h /openrisc/trunk/
570 Fix white space in ethmac headers olof 4723d 16h /openrisc/trunk/
569 Added AM_SILENT_RULES for nicer builds olof 4733d 19h /openrisc/trunk/
568 OPRSoC - adding Xilinx Xtreme DSP Spartan-3A 1800A board port and documentation julius 4740d 00h /openrisc/trunk/
567 ORPSoC ethmac test and diagnosis software program updates. julius 4740d 03h /openrisc/trunk/
566 or1ksim/eth: Fix ethernet file I/O on 64-bit machines stekern 4749d 16h /openrisc/trunk/
565 Fixes to gdbserver, updated tests for newlib. jeremybennett 4751d 16h /openrisc/trunk/
564 Update docs for new modules sub directory olof 4752d 13h /openrisc/trunk/
563 Search for external cores in <board>/modules path olof 4752d 13h /openrisc/trunk/
562 ORPSoC - board modelsim makefile tab/space fixup julius 4759d 22h /openrisc/trunk/
561 or1ksim - timer module, spr-defs.h re-bugfix julius 4759d 22h /openrisc/trunk/
560 ORPSoC update - update make scripts, XILINX_PATH setup changes.

Note - may require a change to XILINX_PATH on user systems.		 julius 4760d 12h /openrisc/trunk/
559 or1ksim - spr-def.sh fix for timer julius 4761d 09h /openrisc/trunk/
558 ORPSoC makefile script fragments update. julius 4763d 01h /openrisc/trunk/
557 Round baud rate divisor instead of truncating, reduces error for low divisors. yannv 4764d 23h /openrisc/trunk/
556 or1ksim - added performance counters unit and test for it. julius 4765d 15h /openrisc/trunk/
555 A number of improvements to help matching of stages and handling of timeouts. jeremybennett 4765d 17h /openrisc/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.