OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] - Rev 83

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
83 Fix to use -1 to invalidate cache tags. Suggested by John Alfredo. jeremybennett 5162d 09h /openrisc/trunk/
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.
jeremybennett 5162d 10h /openrisc/trunk/
81 Directory no longer used. jeremybennett 5162d 10h /openrisc/trunk/
80 Add missing configuration files to SVN. jeremybennett 5162d 13h /openrisc/trunk/
79 Fixed retry loop in or_debug_proxy, hopefully more stable when physically resetting the board julius 5174d 14h /openrisc/trunk/
78 Fixed typo in Silos workaround script rherveille 5175d 10h /openrisc/trunk/
77 Added support for Silvaco's Silos simulator
Added workaround for Silos's exit code behaviour
rherveille 5175d 10h /openrisc/trunk/
76 Added: +libext+.v
Added: +incdir+.
rherveille 5176d 09h /openrisc/trunk/
75 Fixed toolchain script's cygwin ncurses check julius 5181d 12h /openrisc/trunk/
74 Toolchain script fix for ncurses header checking julius 5199d 15h /openrisc/trunk/
73 toolchain script error fix julius 5199d 16h /openrisc/trunk/
72 Toolchain install script: or1ksim location changed, few tweaks julius 5202d 13h /openrisc/trunk/
71 ORPSoC board builds, adding readmes julius 5218d 19h /openrisc/trunk/
70 ORPSoC cycle accurate trace generation now compatible with latest version of Verilator \(3.800\) - This will break VCD generation on systems which earlier verilator versions\! julius 5223d 00h /openrisc/trunk/
69 ORPSoC xilinx ml501 board update - added ethernet eupport and software test julius 5223d 01h /openrisc/trunk/
68 Fixed up a couple of Makefile things in ORPSoCv2 julius 5225d 16h /openrisc/trunk/
67 New synthesizable builds of ORPSoC - first for the Xilinx ML501 Virtex 5 board, with working Xilinx MIG DDR2 Controller - added new pad option to bin2vmem, moved spi controller from or1k_startup module to its own directory julius 5225d 19h /openrisc/trunk/
66 Fixed the simulator-assisted printf l.nop in cycle accurate, and supporting software. julius 5245d 17h /openrisc/trunk/
65 ORPSoCv2 update: or1200_defines DVRDCR value, verilog testbench uart decoder fix julius 5249d 23h /openrisc/trunk/
64 Trying to fix the system c model jtagsc.h checkout problem, also removed dependency generation in the system c modules makefile. julius 5252d 19h /openrisc/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.