OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] - Rev 277

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
277 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5049d 10h /openrisc/trunk/
276 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5049d 10h /openrisc/trunk/
275 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5049d 10h /openrisc/trunk/
274 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5049d 10h /openrisc/trunk/
273 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5049d 10h /openrisc/trunk/
272 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5049d 10h /openrisc/trunk/
271 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5049d 10h /openrisc/trunk/
270 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5049d 10h /openrisc/trunk/
269 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5049d 10h /openrisc/trunk/
268 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5049d 10h /openrisc/trunk/
267 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5049d 10h /openrisc/trunk/
266 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5049d 11h /openrisc/trunk/
265 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5049d 11h /openrisc/trunk/
264 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5049d 11h /openrisc/trunk/
263 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5049d 11h /openrisc/trunk/
262 Baseline port of GCC 4.5.1 for OpenRISC 1000. jeremybennett 5049d 12h /openrisc/trunk/
261 Linux patch update - all ioremap calls now default with cache inhibit julius 5051d 01h /openrisc/trunk/
260 Fixed `define in FPU that didnt need to be there julius 5051d 01h /openrisc/trunk/
259 Fixing or1200_defines FPU module selection defines - They are no longer needed julius 5052d 21h /openrisc/trunk/
258 Big OR1200 update - FPU, data cache write-back added, spec updated, ODT format doc now main one, default config set to both caches 8K, all integer arithmetic, FPU off julius 5052d 21h /openrisc/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.