OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] - Rev 486

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
473 Fix typos in tool chain build script. Add build script for BusyBox/uClibc/Linux. Delete obsolete scripts, improve board description for test, add -pthread flag to GCC for Linux. jeremybennett 5057d 06h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 5081d 16h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 5082d 00h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/
444 Changes to ABI handling of varargs. jeremybennett 5091d 01h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/
438 Fix to newlib header and library locations. jeremybennett 5098d 01h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/
427 Fixes for C++ to correspond to fixes in uClibc. jeremybennett 5113d 05h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/
414 Updates to add -mredzone and improved GCC optimizations. jeremybennett 5123d 20h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/
404 New scripts to build separate bare metal and Linux tool chains. Fixes to GDB so it builds with the Linux tool chain and uses RELA. Other minor fixes to the GCC tool chain. jeremybennett 5128d 23h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/
402 Further updates to the compiler jeremybennett 5130d 01h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/
400 Updates to the linker, GCC, newlib and GDB in preparation for supporting C++. The key changes are that the linker now uses RELA and that GCC may save registers at the bottom of the stack before the frame is allocated or after it is deallocated, so exception handlers/thread primitives should not use the first 130 bytes after the SP. jeremybennett 5130d 01h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/
399 Updates to the linker, GCC, newlib and GDB in preparation for supporting C++. The key changes are that the linker now uses RELA and that GCC may save registers at the bottom of the stack before the frame is allocated or after it is deallocated, so exception handlers/thread primitives should not use the first 130 bytes after the SP. jeremybennett 5130d 04h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/
378 Adding gcc-4.5.1 patches to enable kernel to build again julius 5162d 04h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/
377 gcc-4.5.1/gcc/config/or32/or32.c:
Swap INTVAL for REGNO in or32_legitimate_address_p fixing 64-bit
machine build errors.
julius 5162d 20h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/
336 Corrected for 4.5.1-or32-1.0rc1 jeremybennett 5186d 22h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/
335 Updated version number to 4.5.1-or32-1.0. jeremybennett 5186d 23h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/
334 Record changes to the documentation and option handling. jeremybennett 5186d 23h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/
333 Fix the default option (to use -mhard-mul). Update the documentation for
OpenRISC.
jeremybennett 5186d 23h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/
332 Provide support for nested functions. Tidy up board specification.

* config/or32/or32-protos.c <or32_trampoline_code_size>: Added.
* config/or32/or32.c <OR32_MOVHI, OR32_ORI, OR32_LWZ, OR32_JR>:
New macros added.
(or32_emit_mode, or32_emit_binary, or32_force_binary)
(or32_trampoline_code_size, or32_trampoline_init): Created.
(or32_output_bf): Tabbing fixed.
<TARGET_TRAMPOLINE_INIT>: Definition added.
* config/or32/or32.h <STATIC_CHAIN_REGNUM>: Uses R11.
<TRAMPOLINE_SIZE>: redefined.
<TRAMPOLINE_ENVIRONMENT>: Added definition.
jeremybennett 5187d 22h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/
329 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5188d 18h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/
328 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5188d 18h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.