OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] - Rev 490

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
490 Updates to fix spurious test failures and register scheduling. jeremybennett 4899d 13h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/
484 Changes to make r12 call-saved and to bring wchar tests in line. jeremybennett 4912d 21h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/
473 Fix typos in tool chain build script. Add build script for BusyBox/uClibc/Linux. Delete obsolete scripts, improve board description for test, add -pthread flag to GCC for Linux. jeremybennett 4933d 23h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 4958d 09h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 4958d 17h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/
444 Changes to ABI handling of varargs. jeremybennett 4967d 17h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/
438 Fix to newlib header and library locations. jeremybennett 4974d 17h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/
427 Fixes for C++ to correspond to fixes in uClibc. jeremybennett 4989d 21h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/
414 Updates to add -mredzone and improved GCC optimizations. jeremybennett 5000d 13h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/
404 New scripts to build separate bare metal and Linux tool chains. Fixes to GDB so it builds with the Linux tool chain and uses RELA. Other minor fixes to the GCC tool chain. jeremybennett 5005d 15h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/
402 Further updates to the compiler jeremybennett 5006d 18h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/
400 Updates to the linker, GCC, newlib and GDB in preparation for supporting C++. The key changes are that the linker now uses RELA and that GCC may save registers at the bottom of the stack before the frame is allocated or after it is deallocated, so exception handlers/thread primitives should not use the first 130 bytes after the SP. jeremybennett 5006d 18h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/
399 Updates to the linker, GCC, newlib and GDB in preparation for supporting C++. The key changes are that the linker now uses RELA and that GCC may save registers at the bottom of the stack before the frame is allocated or after it is deallocated, so exception handlers/thread primitives should not use the first 130 bytes after the SP. jeremybennett 5006d 21h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/
378 Adding gcc-4.5.1 patches to enable kernel to build again julius 5038d 21h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/
377 gcc-4.5.1/gcc/config/or32/or32.c:
Swap INTVAL for REGNO in or32_legitimate_address_p fixing 64-bit
machine build errors.
julius 5039d 12h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/
333 Fix the default option (to use -mhard-mul). Update the documentation for
OpenRISC.
jeremybennett 5063d 16h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/
332 Provide support for nested functions. Tidy up board specification.

* config/or32/or32-protos.c <or32_trampoline_code_size>: Added.
* config/or32/or32.c <OR32_MOVHI, OR32_ORI, OR32_LWZ, OR32_JR>:
New macros added.
(or32_emit_mode, or32_emit_binary, or32_force_binary)
(or32_trampoline_code_size, or32_trampoline_init): Created.
(or32_output_bf): Tabbing fixed.
<TARGET_TRAMPOLINE_INIT>: Definition added.
* config/or32/or32.h <STATIC_CHAIN_REGNUM>: Uses R11.
<TRAMPOLINE_SIZE>: redefined.
<TRAMPOLINE_ENVIRONMENT>: Added definition.
jeremybennett 5064d 15h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/
282 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5065d 17h /openrisc/trunk/gnu-src/gcc-4.5.1/gcc/config/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.