OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [newlib-1.17.0/] - Rev 203

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
198 A collection of minor tidy ups. jeremybennett 5174d 13h /openrisc/trunk/gnu-src/newlib-1.17.0/
197 Fixed bug in memory allocator. jeremybennett 5176d 16h /openrisc/trunk/gnu-src/newlib-1.17.0/
194 Tidied up code setjmp and longjmp into their own files, and adjusted Makefile accordingly. Simplified cache setup in startup code. Replaced calls via register with calls using immediate address. jeremybennett 5177d 10h /openrisc/trunk/gnu-src/newlib-1.17.0/
184 Fix the UART version of newlib. jeremybennett 5180d 18h /openrisc/trunk/gnu-src/newlib-1.17.0/
183 Fix to setjmp, so it works. Some commenting tidy ups elsewhere. jeremybennett 5181d 10h /openrisc/trunk/gnu-src/newlib-1.17.0/
182 Removed redundant code. jeremybennett 5181d 10h /openrisc/trunk/gnu-src/newlib-1.17.0/
180 Rewritten to use namespace clean BSP in libgloss. Two versions of the library, one with, one without using the UART. jeremybennett 5181d 13h /openrisc/trunk/gnu-src/newlib-1.17.0/
158 Restructuring GNU tools into a unified source directory, matching the FSF repository jeremybennett 5186d 16h /openrisc/trunk/gnu-src/newlib-1.17.0/
148 The port of newlib for OpenRISC. This version just works with Or1ksim. There is code for a UART based version, but that needs some more work.

This allows GCC to be tested using Or1ksim.
jeremybennett 5190d 10h /openrisc/trunk/newlib/newlib-1.17.0/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.