OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1200/] - Rev 313

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
260 Fixed `define in FPU that didnt need to be there julius 5185d 13h /openrisc/trunk/or1200/
259 Fixing or1200_defines FPU module selection defines - They are no longer needed julius 5187d 09h /openrisc/trunk/or1200/
258 Big OR1200 update - FPU, data cache write-back added, spec updated, ODT format doc now main one, default config set to both caches 8K, all integer arithmetic, FPU off julius 5187d 09h /openrisc/trunk/or1200/
187 Or1200 sprs FPU update julius 5237d 13h /openrisc/trunk/or1200/
186 OR1200 RTL FPU fix - RF writeback signal working properly again julius 5237d 16h /openrisc/trunk/or1200/
185 Adding single precision FPU to or1200, initial checkin, not fully tested yet julius 5237d 17h /openrisc/trunk/or1200/
151 OR1200 rel3 (added some files that were not checked-in earlier) marcus.erlandsson 5246d 13h /openrisc/trunk/or1200/
142 added OpenRISC version rel3 marcus.erlandsson 5248d 21h /openrisc/trunk/or1200/
141 added OpenRISC version rel3 marcus.erlandsson 5248d 21h /openrisc/trunk/or1200/
10 or1200 added from or1k subversion repository unneback 5650d 01h /openrisc/trunk/or1200/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.