OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] - Rev 218

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
202 Adding executed log in binary format capability to or1ksim julius 5190d 23h /openrisc/trunk/or1ksim/
144 Missing file to fix bug 1797. jeremybennett 5207d 22h /openrisc/trunk/or1ksim/
143 Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195). jeremybennett 5208d 00h /openrisc/trunk/or1ksim/
134 Updates for stable release 0.4.0 jeremybennett 5216d 04h /openrisc/trunk/or1ksim/
127 New config option to allow l.xori with unsigned operand. jeremybennett 5222d 00h /openrisc/trunk/or1ksim/
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5222d 20h /openrisc/trunk/or1ksim/
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5223d 00h /openrisc/trunk/or1ksim/
122 Added l.ror and l.rori with associated tests. jeremybennett 5223d 20h /openrisc/trunk/or1ksim/
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5223d 20h /openrisc/trunk/or1ksim/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5224d 17h /openrisc/trunk/or1ksim/
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5226d 20h /openrisc/trunk/or1ksim/
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5227d 20h /openrisc/trunk/or1ksim/
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5227d 21h /openrisc/trunk/or1ksim/
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5228d 20h /openrisc/trunk/or1ksim/
110 or1ksim make check should work without a libc in the or32-elf tools julius 5229d 22h /openrisc/trunk/or1ksim/
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5231d 21h /openrisc/trunk/or1ksim/
106 Removing old tests, pending addition of new ones. jeremybennett 5231d 21h /openrisc/trunk/or1ksim/
104 Candidate release 0.4.0rc4 jeremybennett 5235d 04h /openrisc/trunk/or1ksim/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5243d 22h /openrisc/trunk/or1ksim/
100 Single precision FPU stuff for or1ksim julius 5244d 00h /openrisc/trunk/or1ksim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.