OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1ksim/] - Rev 528

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
510 Updates for release 0.5.1rc1. jeremybennett 4972d 05h /openrisc/trunk/or1ksim/
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4973d 05h /openrisc/trunk/or1ksim/
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 5014d 22h /openrisc/trunk/or1ksim/
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 5038d 07h /openrisc/trunk/or1ksim/
472 Various changes which improve the quality of the tracing. jeremybennett 5057d 08h /openrisc/trunk/or1ksim/
461 Updated to be much stricter about usage. jeremybennett 5065d 05h /openrisc/trunk/or1ksim/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 5065d 06h /openrisc/trunk/or1ksim/
458 or1ksim testsuite updates julius 5066d 10h /openrisc/trunk/or1ksim/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 5075d 00h /openrisc/trunk/or1ksim/
451 More tidying up. jeremybennett 5085d 21h /openrisc/trunk/or1ksim/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 5086d 00h /openrisc/trunk/or1ksim/
443 Work in progress on more efficient Ethernet. jeremybennett 5091d 05h /openrisc/trunk/or1ksim/
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 5091d 19h /openrisc/trunk/or1ksim/
440 Updated documentation to describe new Ethernet usage. jeremybennett 5092d 20h /openrisc/trunk/or1ksim/
437 Or1ksim - ethernet peripheral update, working much better. julius 5100d 15h /openrisc/trunk/or1ksim/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 5101d 15h /openrisc/trunk/or1ksim/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 5104d 21h /openrisc/trunk/or1ksim/
433 New single program interrupt test programs. jeremybennett 5106d 00h /openrisc/trunk/or1ksim/
432 Updates to handle interrupts correctly. jeremybennett 5106d 01h /openrisc/trunk/or1ksim/
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 5108d 21h /openrisc/trunk/or1ksim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.