OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [autom4te.cache/] - Rev 451

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 5020d 00h /openrisc/trunk/or1ksim/autom4te.cache/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 5029d 20h /openrisc/trunk/or1ksim/autom4te.cache/
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 5040d 01h /openrisc/trunk/or1ksim/autom4te.cache/
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 5048d 09h /openrisc/trunk/or1ksim/autom4te.cache/
233 New softfloat FPU and testfloat sw for or1ksim julius 5148d 22h /openrisc/trunk/or1ksim/autom4te.cache/
226 Orksim floating point support additions, spr-defs.h updates, newlib cache init routines updated julius 5152d 03h /openrisc/trunk/or1ksim/autom4te.cache/
202 Adding executed log in binary format capability to or1ksim julius 5165d 06h /openrisc/trunk/or1ksim/autom4te.cache/
60 Mark Jarvin's patches to support Mac OS X (Snow Leopard). jeremybennett 5371d 05h /openrisc/trunk/or1ksim/autom4te.cache/
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5583d 12h /openrisc/trunk/or1ksim/autom4te.cache/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.