OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [common/] - Rev 220

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
220 Updated library interface to take a full command line (this will break all old code). Added -q/--quiet and --report-memory-errors flags to command line. Fixed all tests to match this. jeremybennett 5130d 16h /openrisc/trunk/or1ksim/cpu/common/
202 Adding executed log in binary format capability to or1ksim julius 5136d 20h /openrisc/trunk/or1ksim/cpu/common/
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5168d 16h /openrisc/trunk/or1ksim/cpu/common/
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5169d 17h /openrisc/trunk/or1ksim/cpu/common/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5170d 14h /openrisc/trunk/or1ksim/cpu/common/
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5174d 17h /openrisc/trunk/or1ksim/cpu/common/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5189d 19h /openrisc/trunk/or1ksim/cpu/common/
100 Single precision FPU stuff for or1ksim julius 5189d 21h /openrisc/trunk/or1ksim/cpu/common/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5195d 20h /openrisc/trunk/or1ksim/cpu/common/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5210d 02h /openrisc/trunk/or1ksim/cpu/common/
96 Various changes which had not been picked up in earlier commits. jeremybennett 5211d 03h /openrisc/trunk/or1ksim/cpu/common/
91 Tidy up of some obsolete configuration code. jeremybennett 5223d 16h /openrisc/trunk/or1ksim/cpu/common/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5223d 18h /openrisc/trunk/or1ksim/cpu/common/
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.		 jeremybennett 5224d 17h /openrisc/trunk/or1ksim/cpu/common/
80 Add missing configuration files to SVN. jeremybennett 5224d 20h /openrisc/trunk/or1ksim/cpu/common/
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5555d 02h /openrisc/trunk/or1ksim/cpu/common/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.