OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [doc/] - Rev 485

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4871d 04h /openrisc/trunk/or1ksim/doc/
472 Various changes which improve the quality of the tracing. jeremybennett 4890d 05h /openrisc/trunk/or1ksim/doc/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4898d 03h /openrisc/trunk/or1ksim/doc/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4907d 21h /openrisc/trunk/or1ksim/doc/
451 More tidying up. jeremybennett 4918d 18h /openrisc/trunk/or1ksim/doc/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4918d 21h /openrisc/trunk/or1ksim/doc/
443 Work in progress on more efficient Ethernet. jeremybennett 4924d 02h /openrisc/trunk/or1ksim/doc/
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4924d 16h /openrisc/trunk/or1ksim/doc/
440 Updated documentation to describe new Ethernet usage. jeremybennett 4925d 17h /openrisc/trunk/or1ksim/doc/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4934d 12h /openrisc/trunk/or1ksim/doc/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4937d 18h /openrisc/trunk/or1ksim/doc/
432 Updates to handle interrupts correctly. jeremybennett 4938d 22h /openrisc/trunk/or1ksim/doc/
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 4941d 18h /openrisc/trunk/or1ksim/doc/
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.		 julius 4941d 22h /openrisc/trunk/or1ksim/doc/
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4944d 17h /openrisc/trunk/or1ksim/doc/
420 New feature to trace instructions (option --trace). Manual updated to match. jeremybennett 4952d 22h /openrisc/trunk/or1ksim/doc/
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 4953d 01h /openrisc/trunk/or1ksim/doc/
385 Updates for Or1ksim 0.5.0rc2.

* configure: Regenerated.
* configure.ac: Minor tidy ups. Version changed to 0.5.0rc2.
* debug/rsp-server.c (rsp_query): Simplified handling of
"qTStatus" to indicate we just do not support tracing.
* doc/or1ksim.texi <Configuring the Build>: No longer mandatory to
specify the target.
<Memory Configuration>: Warns about issues with memory controller.
<Memory Controller Configuration>: Warns about issues with memory
controller and advises not to use it.
<Standalone Simulator>: Details for options with arguments updated.
* NEWS: Updated for 0.5.0rc2.
* peripheral/mc.c (mc_poc): Use constant MC_POC_VALID
(mc_index): Ensure value is valid.
* peripheral/mc-defines.h <MC_CE_VALID>: Defined.

* testsuite/test-code-or1k/configure: Regenerated.
* testsuite/test-code-or1k/configure.ac: Handle the case where
target_cpu is not set. Version changed to 0.5.0rc2.
* testsuite/test-code-or1k/support/spr-defs.h <SPR_VR_RES>:
Definition corrected.		 jeremybennett 4992d 23h /openrisc/trunk/or1ksim/doc/
346 Changes to support Or1ksim 0.5.0rc1

Top level changes:

* config.h.in: Regenerated.
* debug.cfg, rsp.cfg: Deleted.
* doc/or1ksim.texi: Updated for new options and library interface.
* doc/or1ksim.info, doc/version.texi: Regenerated.
* Makefile.am: Added sim.cfg to EXTRA_DIST.
* NEWS: Updated for 0.5.0rc1.
* or1ksim.h <enum or1ksim_rc>: OR1KSIM_RC_OK explicitly zero.
* sim.cfg: Updated for consistency with the user guide.
* sim-config.c (init_defconfig): 50000 as default VAPI port.
(alloc_memory_block): Verbose message of amount allocated.
* configure: Regenerated.
* configure.ac: Version changed to 0.5.0rc1.

Changes in testsuite:

* libsim.tests/int-edge.exp <int-edge simple 1>: Increase time
between interrupts to 2ms.
<int-edge simple 2>: Increase time between interrupts to 2ms.
<int-edge duplicated 1>: Increase time between interrupts to 2ms.
<int-edge duplicated 2>: Increase time between interrupts to 2ms.

Changes in testsuite/test-code-or1k:

* mc-common/except-mc.S: Remove leading underscores from global
symbols.
* except/except.S: Remove leading underscores from global symbols.
* cache/cache-asm.S: Remove leading underscores from global symbols.
* cache/cache.c (jump_and_link): Remove leading underscore from
label.
(jump): Remove leading underscore from label.
(all): Remove leading underscore from global symbol references.
* testfloat/systfloat.S: Remove leading underscores from global
symbols.
* mmu/mmu.c (jump): Remove leading underscore from label.
* mmu/mmu-asm.S: Remove leading underscores from global symbols.
* except-test/except-test.c: Remove leading underscores from
global symbols.
* except-test/except-test-s.S: Remove leading underscores from
global symbols.
* uos/except-or32.S: Remove leading underscores from global
symbols.
* configure: Regenerated.
* configure.ac: Version changed to 0.5.0rc1.		 jeremybennett 5018d 01h /openrisc/trunk/or1ksim/doc/
240 or1ksim build fixups for Cygwin copilation julius 5048d 04h /openrisc/trunk/or1ksim/doc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.