OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [doc/] - Rev 670

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
625 Fixed configuration to work with GCC 4.6, added -Werror to avoid GCC 4.6 warning as a temporary fix. Added pic.cfg to EXTRA_DIST. Made tests build with SILENT_RULES if available. jeremybennett 4844d 03h /openrisc/trunk/or1ksim/doc/
561 or1ksim - timer module, spr-defs.h re-bugfix julius 4908d 02h /openrisc/trunk/or1ksim/doc/
556 or1ksim - added performance counters unit and test for it. julius 4913d 19h /openrisc/trunk/or1ksim/doc/
552 or1ksim - cpu/ cleanup - remove dynamic execution model WIP, and dlx, or16 targets julius 4915d 04h /openrisc/trunk/or1ksim/doc/
538 or1ksim updates. spr-def.h updates, Cygwin compile error fixes. julius 4942d 00h /openrisc/trunk/or1ksim/doc/
510 Updates for release 0.5.1rc1. jeremybennett 4973d 04h /openrisc/trunk/or1ksim/doc/
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4974d 04h /openrisc/trunk/or1ksim/doc/
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 5015d 21h /openrisc/trunk/or1ksim/doc/
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 5039d 05h /openrisc/trunk/or1ksim/doc/
472 Various changes which improve the quality of the tracing. jeremybennett 5058d 06h /openrisc/trunk/or1ksim/doc/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 5066d 05h /openrisc/trunk/or1ksim/doc/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 5075d 23h /openrisc/trunk/or1ksim/doc/
451 More tidying up. jeremybennett 5086d 19h /openrisc/trunk/or1ksim/doc/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 5086d 23h /openrisc/trunk/or1ksim/doc/
443 Work in progress on more efficient Ethernet. jeremybennett 5092d 03h /openrisc/trunk/or1ksim/doc/
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 5092d 18h /openrisc/trunk/or1ksim/doc/
440 Updated documentation to describe new Ethernet usage. jeremybennett 5093d 19h /openrisc/trunk/or1ksim/doc/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 5102d 14h /openrisc/trunk/or1ksim/doc/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 5105d 20h /openrisc/trunk/or1ksim/doc/
432 Updates to handle interrupts correctly. jeremybennett 5106d 23h /openrisc/trunk/or1ksim/doc/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.