OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [test-code/] [lib-jtag/] - Rev 134

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5169d 19h /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5170d 16h /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/
104 Candidate release 0.4.0rc4 jeremybennett 5181d 03h /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5189d 20h /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5195d 22h /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5210d 04h /openrisc/trunk/or1ksim/testsuite/test-code/lib-jtag/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.