OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [test-code-or1k/] - Rev 582

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
556 or1ksim - added performance counters unit and test for it. julius 4769d 04h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
538 or1ksim updates. spr-def.h updates, Cygwin compile error fixes. julius 4797d 08h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
532 Ensure the halted flag is cleared when the processor is unstalled. jeremybennett 4808d 04h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
510 Updates for release 0.5.1rc1. jeremybennett 4828d 12h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4829d 12h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 4871d 05h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4894d 14h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4921d 13h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
458 or1ksim testsuite updates julius 4922d 17h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4931d 08h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4942d 07h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
440 Updated documentation to describe new Ethernet usage. jeremybennett 4949d 03h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4957d 22h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4961d 04h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
433 New single program interrupt test programs. jeremybennett 4962d 07h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
432 Updates to handle interrupts correctly. jeremybennett 4962d 08h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4968d 03h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
420 New feature to trace instructions (option --trace). Manual updated to match. jeremybennett 4976d 08h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 4976d 11h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
385 Updates for Or1ksim 0.5.0rc2.

* configure: Regenerated.
* configure.ac: Minor tidy ups. Version changed to 0.5.0rc2.
* debug/rsp-server.c (rsp_query): Simplified handling of
"qTStatus" to indicate we just do not support tracing.
* doc/or1ksim.texi <Configuring the Build>: No longer mandatory to
specify the target.
<Memory Configuration>: Warns about issues with memory controller.
<Memory Controller Configuration>: Warns about issues with memory
controller and advises not to use it.
<Standalone Simulator>: Details for options with arguments updated.
* NEWS: Updated for 0.5.0rc2.
* peripheral/mc.c (mc_poc): Use constant MC_POC_VALID
(mc_index): Ensure value is valid.
* peripheral/mc-defines.h <MC_CE_VALID>: Defined.

* testsuite/test-code-or1k/configure: Regenerated.
* testsuite/test-code-or1k/configure.ac: Handle the case where
target_cpu is not set. Version changed to 0.5.0rc2.
* testsuite/test-code-or1k/support/spr-defs.h <SPR_VR_RES>:
Definition corrected.		 jeremybennett 5016d 09h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.