OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [test-code-or1k/] - Rev 652

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
625 Fixed configuration to work with GCC 4.6, added -Werror to avoid GCC 4.6 warning as a temporary fix. Added pic.cfg to EXTRA_DIST. Made tests build with SILENT_RULES if available. jeremybennett 4685d 10h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
556 or1ksim - added performance counters unit and test for it. julius 4755d 03h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
538 or1ksim updates. spr-def.h updates, Cygwin compile error fixes. julius 4783d 07h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
532 Ensure the halted flag is cleared when the processor is unstalled. jeremybennett 4794d 03h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
510 Updates for release 0.5.1rc1. jeremybennett 4814d 11h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4815d 11h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 4857d 04h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4880d 12h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4907d 12h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
458 or1ksim testsuite updates julius 4908d 16h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4917d 06h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4928d 06h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
440 Updated documentation to describe new Ethernet usage. jeremybennett 4935d 02h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4943d 21h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4947d 03h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
433 New single program interrupt test programs. jeremybennett 4948d 05h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
432 Updates to handle interrupts correctly. jeremybennett 4948d 06h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4954d 02h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
420 New feature to trace instructions (option --trace). Manual updated to match. jeremybennett 4962d 07h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 4962d 10h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.