OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [test-code-or1k/] [exit/] - Rev 528

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 5063d 04h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 5072d 22h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/
440 Updated documentation to describe new Ethernet usage. jeremybennett 5090d 18h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 5099d 13h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/
432 Updates to handle interrupts correctly. jeremybennett 5103d 22h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 5109d 18h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/
346 Changes to support Or1ksim 0.5.0rc1

Top level changes:

* config.h.in: Regenerated.
* debug.cfg, rsp.cfg: Deleted.
* doc/or1ksim.texi: Updated for new options and library interface.
* doc/or1ksim.info, doc/version.texi: Regenerated.
* Makefile.am: Added sim.cfg to EXTRA_DIST.
* NEWS: Updated for 0.5.0rc1.
* or1ksim.h <enum or1ksim_rc>: OR1KSIM_RC_OK explicitly zero.
* sim.cfg: Updated for consistency with the user guide.
* sim-config.c (init_defconfig): 50000 as default VAPI port.
(alloc_memory_block): Verbose message of amount allocated.
* configure: Regenerated.
* configure.ac: Version changed to 0.5.0rc1.

Changes in testsuite:

* libsim.tests/int-edge.exp <int-edge simple 1>: Increase time
between interrupts to 2ms.
<int-edge simple 2>: Increase time between interrupts to 2ms.
<int-edge duplicated 1>: Increase time between interrupts to 2ms.
<int-edge duplicated 2>: Increase time between interrupts to 2ms.

Changes in testsuite/test-code-or1k:

* mc-common/except-mc.S: Remove leading underscores from global
symbols.
* except/except.S: Remove leading underscores from global symbols.
* cache/cache-asm.S: Remove leading underscores from global symbols.
* cache/cache.c (jump_and_link): Remove leading underscore from
label.
(jump): Remove leading underscore from label.
(all): Remove leading underscore from global symbol references.
* testfloat/systfloat.S: Remove leading underscores from global
symbols.
* mmu/mmu.c (jump): Remove leading underscore from label.
* mmu/mmu-asm.S: Remove leading underscores from global symbols.
* except-test/except-test.c: Remove leading underscores from
global symbols.
* except-test/except-test-s.S: Remove leading underscores from
global symbols.
* uos/except-or32.S: Remove leading underscores from global
symbols.
* configure: Regenerated.
* configure.ac: Version changed to 0.5.0rc1.
jeremybennett 5183d 02h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/
236 Terminate execution on NOP_EXIT, even if debugging, add support for RSP qAttached packet, stall in library after single instruction is ST bit is set in SPR DMR1. Fix softfloat to allow compilation with -O0 for debugging.

* configure: Regenerated.
* configure.ac: Version changed to current date. Test for
varargs.h dropped.
* cpu/or32/insnset.c <l_nop>: Terminate execution on NOP_EXIT,
even if debugging.
* debug/rsp-server.c (rsp_query): Added support for qAttached
packet.
* libtoplevel.c (or1ksim_run): Stall after a single instruction if
SPR_DMR1_ST flag is set.
* softfloat/host.h: Make #define of INLINE conditional, to allow
the user to override.
* softfloat/README: Added instructions for non-optimized compilation.
* softfloat/softfloat-macros: Add a conditional #ifndef
NO_SOFTFLOAT_UNUSUED around unused functions.
jeremybennett 5216d 21h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/
235 Removed support for old OpenRISC JTAG Remote Protocol. jeremybennett 5217d 02h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/
234 Minor tidy ups. DOS end of line chars fixed. jeremybennett 5218d 04h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/
233 New softfloat FPU and testfloat sw for or1ksim julius 5218d 14h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5267d 20h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5268d 17h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5287d 21h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5293d 23h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5308d 05h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/
95 Some tidy ups to the DejaGNU testing.

All Mark Jarvin's fixes for Mac OS X.
jeremybennett 5310d 22h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5321d 20h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/exit/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.