| Rev |
Log message |
Author |
Age |
Path |
| 538 |
or1ksim updates. spr-def.h updates, Cygwin compile error fixes. |
julius |
4942d 00h |
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/ |
| 460 |
Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. |
jeremybennett |
5066d 05h |
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/ |
| 457 |
or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. |
julius |
5075d 23h |
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/ |
| 440 |
Updated documentation to describe new Ethernet usage. |
jeremybennett |
5093d 19h |
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/ |
| 436 |
Or1ksim ethernet TAP updates. Ethernet test still failing. |
julius |
5102d 14h |
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/ |
| 432 |
Updates to handle interrupts correctly. |
jeremybennett |
5106d 23h |
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/ |
| 428 |
or1ksim - adding preliminary PHY emulation to ethernet peripheral. |
julius |
5112d 19h |
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/ |
| 346 |
Changes to support Or1ksim 0.5.0rc1
Top level changes:
* config.h.in: Regenerated.
* debug.cfg, rsp.cfg: Deleted.
* doc/or1ksim.texi: Updated for new options and library interface.
* doc/or1ksim.info, doc/version.texi: Regenerated.
* Makefile.am: Added sim.cfg to EXTRA_DIST.
* NEWS: Updated for 0.5.0rc1.
* or1ksim.h <enum or1ksim_rc>: OR1KSIM_RC_OK explicitly zero.
* sim.cfg: Updated for consistency with the user guide.
* sim-config.c (init_defconfig): 50000 as default VAPI port.
(alloc_memory_block): Verbose message of amount allocated.
* configure: Regenerated.
* configure.ac: Version changed to 0.5.0rc1.
Changes in testsuite:
* libsim.tests/int-edge.exp <int-edge simple 1>: Increase time
between interrupts to 2ms.
<int-edge simple 2>: Increase time between interrupts to 2ms.
<int-edge duplicated 1>: Increase time between interrupts to 2ms.
<int-edge duplicated 2>: Increase time between interrupts to 2ms.
Changes in testsuite/test-code-or1k:
* mc-common/except-mc.S: Remove leading underscores from global
symbols.
* except/except.S: Remove leading underscores from global symbols.
* cache/cache-asm.S: Remove leading underscores from global symbols.
* cache/cache.c (jump_and_link): Remove leading underscore from
label.
(jump): Remove leading underscore from label.
(all): Remove leading underscore from global symbol references.
* testfloat/systfloat.S: Remove leading underscores from global
symbols.
* mmu/mmu.c (jump): Remove leading underscore from label.
* mmu/mmu-asm.S: Remove leading underscores from global symbols.
* except-test/except-test.c: Remove leading underscores from
global symbols.
* except-test/except-test-s.S: Remove leading underscores from
global symbols.
* uos/except-or32.S: Remove leading underscores from global
symbols.
* configure: Regenerated.
* configure.ac: Version changed to 0.5.0rc1. |
jeremybennett |
5186d 03h |
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/ |
| 236 |
Terminate execution on NOP_EXIT, even if debugging, add support for RSP qAttached packet, stall in library after single instruction is ST bit is set in SPR DMR1. Fix softfloat to allow compilation with -O0 for debugging.
* configure: Regenerated.
* configure.ac: Version changed to current date. Test for
varargs.h dropped.
* cpu/or32/insnset.c <l_nop>: Terminate execution on NOP_EXIT,
even if debugging.
* debug/rsp-server.c (rsp_query): Added support for qAttached
packet.
* libtoplevel.c (or1ksim_run): Stall after a single instruction if
SPR_DMR1_ST flag is set.
* softfloat/host.h: Make #define of INLINE conditional, to allow
the user to override.
* softfloat/README: Added instructions for non-optimized compilation.
* softfloat/softfloat-macros: Add a conditional #ifndef
NO_SOFTFLOAT_UNUSUED around unused functions. |
jeremybennett |
5219d 22h |
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/ |
| 235 |
Removed support for old OpenRISC JTAG Remote Protocol. |
jeremybennett |
5220d 03h |
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/ |
| 234 |
Minor tidy ups. DOS end of line chars fixed. |
jeremybennett |
5221d 05h |
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/ |
| 233 |
New softfloat FPU and testfloat sw for or1ksim |
julius |
5221d 15h |
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/ |
| 124 |
Overflow handling now in line with architecture manual. Tests added. |
jeremybennett |
5269d 20h |
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/ |
| 123 |
Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. |
jeremybennett |
5270d 00h |
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/ |
| 122 |
Added l.ror and l.rori with associated tests. |
jeremybennett |
5270d 20h |
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/ |
| 121 |
Adds exception handling to l.jalr and l.jr. Adds appropriate tests. |
jeremybennett |
5270d 21h |
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/ |
| 118 |
New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. |
jeremybennett |
5271d 18h |
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/ |
| 116 |
Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. |
jeremybennett |
5273d 21h |
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/ |
| 115 |
Added support for l.fl1 and tests for l.ff1 and l.fl1 |
jeremybennett |
5274d 21h |
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/ |
| 114 |
l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. |
jeremybennett |
5274d 22h |
/openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/ |
