OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [test-code-or1k/] [mc-dram/] - Rev 457

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 5062d 23h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/
440 Updated documentation to describe new Ethernet usage. jeremybennett 5080d 19h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 5089d 14h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/
432 Updates to handle interrupts correctly. jeremybennett 5093d 23h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 5099d 19h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/
346 Changes to support Or1ksim 0.5.0rc1

Top level changes:

* config.h.in: Regenerated.
* debug.cfg, rsp.cfg: Deleted.
* doc/or1ksim.texi: Updated for new options and library interface.
* doc/or1ksim.info, doc/version.texi: Regenerated.
* Makefile.am: Added sim.cfg to EXTRA_DIST.
* NEWS: Updated for 0.5.0rc1.
* or1ksim.h <enum or1ksim_rc>: OR1KSIM_RC_OK explicitly zero.
* sim.cfg: Updated for consistency with the user guide.
* sim-config.c (init_defconfig): 50000 as default VAPI port.
(alloc_memory_block): Verbose message of amount allocated.
* configure: Regenerated.
* configure.ac: Version changed to 0.5.0rc1.

Changes in testsuite:

* libsim.tests/int-edge.exp <int-edge simple 1>: Increase time
between interrupts to 2ms.
<int-edge simple 2>: Increase time between interrupts to 2ms.
<int-edge duplicated 1>: Increase time between interrupts to 2ms.
<int-edge duplicated 2>: Increase time between interrupts to 2ms.

Changes in testsuite/test-code-or1k:

* mc-common/except-mc.S: Remove leading underscores from global
symbols.
* except/except.S: Remove leading underscores from global symbols.
* cache/cache-asm.S: Remove leading underscores from global symbols.
* cache/cache.c (jump_and_link): Remove leading underscore from
label.
(jump): Remove leading underscore from label.
(all): Remove leading underscore from global symbol references.
* testfloat/systfloat.S: Remove leading underscores from global
symbols.
* mmu/mmu.c (jump): Remove leading underscore from label.
* mmu/mmu-asm.S: Remove leading underscores from global symbols.
* except-test/except-test.c: Remove leading underscores from
global symbols.
* except-test/except-test-s.S: Remove leading underscores from
global symbols.
* uos/except-or32.S: Remove leading underscores from global
symbols.
* configure: Regenerated.
* configure.ac: Version changed to 0.5.0rc1.		 jeremybennett 5173d 03h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/
236 Terminate execution on NOP_EXIT, even if debugging, add support for RSP qAttached packet, stall in library after single instruction is ST bit is set in SPR DMR1. Fix softfloat to allow compilation with -O0 for debugging.

* configure: Regenerated.
* configure.ac: Version changed to current date. Test for
varargs.h dropped.
* cpu/or32/insnset.c <l_nop>: Terminate execution on NOP_EXIT,
even if debugging.
* debug/rsp-server.c (rsp_query): Added support for qAttached
packet.
* libtoplevel.c (or1ksim_run): Stall after a single instruction if
SPR_DMR1_ST flag is set.
* softfloat/host.h: Make #define of INLINE conditional, to allow
the user to override.
* softfloat/README: Added instructions for non-optimized compilation.
* softfloat/softfloat-macros: Add a conditional #ifndef
NO_SOFTFLOAT_UNUSUED around unused functions.		 jeremybennett 5206d 22h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/
235 Removed support for old OpenRISC JTAG Remote Protocol. jeremybennett 5207d 03h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/
234 Minor tidy ups. DOS end of line chars fixed. jeremybennett 5208d 04h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/
233 New softfloat FPU and testfloat sw for or1ksim julius 5208d 15h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5257d 21h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5258d 17h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5262d 20h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/
110 or1ksim make check should work without a libc in the or32-elf tools julius 5263d 22h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5277d 22h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5283d 23h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5298d 05h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/
95 Some tidy ups to the DejaGNU testing.

All Mark Jarvin's fixes for Mac OS X.		 jeremybennett 5300d 23h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5311d 21h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-dram/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.