OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [test-code-or1k/] [mc-sync/] - Rev 116

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5272d 02h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/
110 or1ksim make check should work without a libc in the or32-elf tools julius 5273d 03h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5287d 04h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5293d 05h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5307d 11h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/
95 Some tidy ups to the DejaGNU testing.

All Mark Jarvin's fixes for Mac OS X.
jeremybennett 5310d 05h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5321d 03h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/mc-sync/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.