OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [test-code-or1k/] [support/] - Rev 112

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5276d 07h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5282d 09h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5296d 15h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/
95 Some tidy ups to the DejaGNU testing.

All Mark Jarvin's fixes for Mac OS X.
jeremybennett 5299d 08h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5303d 06h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5310d 06h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/support/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.