OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or_debug_proxy/] [src/] - Rev 272

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
109 or_debug_proxy does signals with signals, just ignores signals julius 5269d 23h /openrisc/trunk/or_debug_proxy/src/
94 Finally added byte reading to or_debug_proxy julius 5309d 12h /openrisc/trunk/or_debug_proxy/src/
79 Fixed retry loop in or_debug_proxy, hopefully more stable when physically resetting the board julius 5330d 18h /openrisc/trunk/or_debug_proxy/src/
47 debug proxy speed increase, block transfers possible with cpu aslong as dbg_interface has appropriate change, usb chip reinit function, changed some of the retry code in the usb transfer functions julius 5547d 22h /openrisc/trunk/or_debug_proxy/src/
46 debug interfaces now support byte and non-aligned accesses from gdb julius 5553d 23h /openrisc/trunk/or_debug_proxy/src/
45 Orpsoc eth test fix and script error message update julius 5560d 22h /openrisc/trunk/or_debug_proxy/src/
39 Adding OR debug proxy a makefile tweak for uClibc and toolchain install script update julius 5637d 23h /openrisc/trunk/or_debug_proxy/src/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.